

Features

- Input Voltage Range: 2.2 V to 6.5 V
- Output Voltage Options:
 - ♦ Fixed Output Voltage: 0.8 V to 5 V
 - ♦ Adjustable Output Voltage: 0.8 V to 5.2 V
- 3% Accuracy over Line Regulation, Load Regulation, and Operating Temperature Range
- 1 A Maximum Output Current
- Low Dropout Voltage: 500 mV Maximum at 1 A
- High PSRR:
 - ♦ 65 dB at 1 kHz
 - ♦ 50 dB at 100 kHz
- 24 µV_{RMS} Output Voltage Noise (100 Hz to 100kHz)
- Excellent Transient Response
- Stable with a 10 µF or Larger Ceramic Output Capacitor
- Thermal Shutdown and Over-Current Protection
- Operating Junction Temperature: –40°C to +125°C
- Package: 3×3 DFN-8

Applications

- Wireless Communication: CPU, ASIC, FPGA, CPLD, DSP
- High-Performance Analog: ADC, DAC, LVDS, VCO
- Noise-Sensitive Imaging: CMOS Sensors, Video ASICs

Description

The TPL910 series products are 1-A high-current, $24-\mu V_{RMS}$ low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910 series products support both fixed output voltage ranges from 0.8 V to 5 V and adjustable output voltage ranges from 0.8 V to 5.2 V with external resistor divider.

Ultra-low noise, high PSRR, and high output current capability makes the TPL910 series products ideal power supply for noisesensitive applications, such as high-speed communication facilities, test and measurement devices, or high-definition imaging equipment. Accurate output voltage tolerance, output remote sensing, excellent transient response, and adjustable soft-start control ensures the TPL910 series products optimal power supply for the large-scale processors or digital loads, such as ASIC, FPGA, CPLD and DSP.

The TPL910 series products provide 3×3 DFN-8 package with guaranteed operating junction temperature range (T_J) from - 40°C to +125°C.



Typical Application Schematic



Product Family Table

Part Number	Output Voltage	Orderable Number	Package	Transport Media, Quantity	MSL	Marking information
TPL910	Adjustable (0.8 V ~ 5.2 V)	TPL910ADJ-DF6R	3×3 DFN-8	4,000	MSL3	L910A



Table of Contents

Features	1
Applications	1
Description	1
Typical Application Schematic	1
Product Family Table	2
Table of Contents	
Revision History	4
Pin Configuration and Functions	5
Specifications	6
Absolute Maximum Ratings	
ESD Ratings	6
Recommended Operating Conditions	6
Thermal Information	
Electrical Characteristics	7
Typical Performance Characteristics	9
Detailed Description	11
Overview	11
Functional Block Diagram	11
Feature Description	11
Application and Implementation	
Application Information	
Typical Application	
Layout Requirements	
Package Outline Dimensions	
3×3 DFN-8	



Revision History

Date	Revision	Notes
2019/04/30	Rev.Pre	Preliminary Version
2020/05/08	Rev.A.0	Initial Release



Pin Configuration and Functions

TPL910 Series

DFN-8 Package Top View OUT 8 IN 1 OUT 2 7 IN Exposed PAD FΒ 3 6 NR GND 5 ΕN 4

Pin Functions

NAME	PIN NUMBER	TYPE	DESCRIPTION
EN	5	1	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off
EN	5	I	the regulator. For automatic startup, connect EN to IN directly.
			Output voltage feedback pin. Connect to an external resistor divider to adjust the
FB	3	I	output voltage. A 10-nF feed-forward capacitor from FB to OUT (as close as possible
			to FB pin) is recommended to maximize regulator ac performance.
GND	4	-	Ground reference pin. Connect GND pin to PCB ground plane directly.
IN	7.0		Input voltage pin. A 10- $\!\mu F$ or larger ceramic capacitor from IN to ground (as close as
IN	7, 8		possible to IN pin) is required to reduce the jitter from previous-stage power supply.
NR	6		Noise-reduction and soft-start pin. A 10-nF or larger capacitor from NR/SS to GND
INK			(as close as possible to NR/SS pin) is recommended to maximize ac performance.
		0	Regulated output voltage pin. A 10- μ F or larger ceramic capacitor from OUT to ground
OUT	1, 2	0	(as close as possible to OUT pin) is required to ensure regulator stability.

(1) Exposed PAD must be connected to a large-area ground plane to maximum the thermal performance.



Specifications

Absolute Maximum Ratings

		MIN	MAX	UNIT
IN, EN		-0.3	7	V
OUT		-0.3	V _{IN} + 0.3	V
FB, NR		-0.3	3.6	V
TJ	Junction Temperature Range	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond the Absolute Maximum Ratings may permanently damage the device.

(2) All voltage values are with respect to GND.

ESD Ratings

		Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001	±4000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002	±1500	V

Recommended Operating Conditions

		MIN	ТҮР	MAX	UNIT
IN	Input voltage	2.2		6.5	V
EN	Enable voltage	0		6.5	V
OUT	Output voltage	0.8		5.2	V
OUT	Output current	0		1	А
C _{IN}	Input capacitor	10			μF
C _{OUT}	Output capacitor	10			μF
C _{FF}	Feed-forward capacitor		10		nF
C _{NR}	NR capacitor		10		nF
PD	Power dissipation		1000		mW
TJ	Junction Temperature Range	-40		125	°C

Thermal Information

PACKAGE	θ _{JA}	θ JC,bottom	UNIT
3×3 DFN-8	69.3	8.16	°C/W



Electrical Characteristics

 $T_J = -40^{\circ}C$ to +125°C (typical value at $T_J = +25^{\circ}C$), $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.2 V, whichever is greater; $V_{EN} = 2.2$ V, $I_{OUT} = 1$ mA, $C_{IN} = 10$ µF, $C_{OUT} = 47$ µF, $C_{NR} = 10$ nF, $C_{FF} =$ open, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply In	nput Voltage and Current			•		
V _{IN}	Input supply voltage range (1)		2.2		6.5	V
11/1 0	Input supply UVLO	VIN rising, $R_L = 1 k\Omega$		1.3	2.1	V
UVLO Hysteresis				200		mV
		V _{IN} = 6.5 V, I _{OUT} = 1 mA		15	30	mA
GND	GND pin current	V _{IN} = 6.5 V, I _{OUT} = 1 A		15	30	mA
I _{SD}	Shutdown current	V _{IN} = 6.5 V, V _{EN} = Low		10	25	μA
Device E	nable		•	•		
V _{IH(EN)}	EN pin high-level input voltage	Device enable	1.2		6.5	V
V _{IL(EN)}	EN pin low-level input voltage	Device disable	0		0.4	V
I _{EN}	EN pin current	V _{IN} = 6.5 V, V _{EN} = 0 V to 6.5 V		0.1	1	μA
Regulate	d Output Voltage and Current		•	•		
V _{FB}	Feedback voltage		0.79	0.8	0.81	V
I _{FB}	FB pin leakage current	$V_{IN} = 6.5 \text{ V}, \text{ stress } V_{FB} = 0.8 \text{V}$		0.1	1	μA
V _{NR}	NR/SS pin voltage			0.8		V
I _{NR}	NR/SS pin charging current	V _{IN} = 6.5 V, V _{NR} = GND		7.2	9	μA
		$V_{IN} = V_{OUT(NOM)} + 0.5 V \text{ or } 2.5 V \text{ to } 6 V, V_{OUT} = 0.8 V$	20/		00/	
V	Output accuracy (2)	to 5.2 V, I_{OUT} = 100 mA to 500 mA	-2%		2%	
V _{OUT}	Output accuracy ⁽²⁾	V_{IN} = $V_{\text{OUT}(\text{NOM})}$ + 0.5 V or 2.2 V to 6.5 V, V_{OUT} = 0.8	20/		3%	
		V to 5.2 V, I_{OUT} = 100 mA to 1 A	-3%			
	Line regulation	V_{IN} = $V_{\text{OUT}(\text{NOM})}$ + 0.5 V or 2.2 V to 6.5 V, I_{OUT} = 100		0.02		$m \setminus (\Lambda)$
ΔV_{OUT}	Line regulation	mA		0.03		mV/V
	Load regulation	I _{OUT} = 100 mA to 1 A		0.07		mV/A
		V_{IN} = $V_{\text{OUT(NOM)}}$ + 0.5 V or 2.2 V to 6.5 V, I_{OUT} = 500			250	mV
V _{DO}		mA, V_{FB} = GND or V_{SNS} = GND			230	IIIV
	Dropout voltage ⁽¹⁾	V_{IN} = $V_{\text{OUT}(\text{NOM})}$ + 0.5 V or 2.2 V to 6.5 V, I_{OUT} = 750			350	mV
	Dropout voltage	mA, V_{FB} = GND or V_{SNS} = GND			000	IIIV
		V_{IN} = $V_{\text{OUT}(\text{NOM})}$ + 0.5 V or 2.2 V to 6.5 V, I_{OUT} = 1 A,			500	mV
		V_{FB} = GND or V_{SNS} = GND			000	1110
I _{LIM}	Output current limit	V_{OUT} forced at 0.9 × $V_{\text{OUT(NOM)}},$ $V_{\text{IN}} \geq 3.3$ V	1.1.	1.4		А
t _{str}	Start-up time	$V_{\text{OUT(NOM)}}$ = 3.3 V, V_{OUT} = 0% to 90% $V_{\text{OUT(NOM)}},$ R_{L} =		13		ms
-91K		3.3 kΩ, C_{OUT} = 10 μF, C_{NR} = 100 nF				

(1) Minimum V_{IN} = $V_{OUT(NOM)}$ + V_{DO} or 2.2 V, whichever is greater.

(2) Resistor tolerance is not included. Output accuracy is not tested at this condition: $V_{OUT} = 0.8 \text{ V}$, $4.5 \text{V} \le V_{IN} \le 6.5 \text{ V}$, and $750 \text{ mA} \le I_{OUT} \le 1 \text{ A}$, because the power dissipation is out of package limitation.



Electrical Characteristics (continued)

 $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (typical value at } T_{J} = +25^{\circ}C), V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V or } 2.2 \text{ V}, \text{ whichever is greater; } V_{EN} = 2.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 10 \text{ } \mu\text{F}, C_{OUT} = 47 \text{ } \mu\text{F}, C_{NR} = 10 \text{ } n\text{F}, C_{FF} = \text{open, unless otherwise noted.}$

PARAMETER		TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
PSRR and Noise							
PSRR Power supply ripple rejection		f = 1 kHz		65		dB	
	Power supply ripple rejection	$V_{IN} = 5.5 \text{ V}, V_{OUT} = 5.2 \text{ V},$ $I_{OUT} = 1 \text{ A}$ f = 100 kHz f = 1 MHz	f = 100 kHz		50		dB
			f = 1 MHz		30		dB
		BW = 100 Hz to 100 kHz, V_{IN} = 5.5 V, V_{OUT} = 5.2 V,			24		
V _N	Output noise voltage $I_{OUT} = 1 \text{ A}, C_{NR} = 100 \text{ nF}, C_{FF} = 10 \text{ nF}$		e _{FF} = 10 nF		24		μV _{RMS}
Temperatur	e Range						
т	Thermal shutdown threshold	Temperature increasing			160		°C
T _{SD}	Hysteresis				20		°C
TJ	Operating junction temperature			-40		125	°C



Typical Performance Characteristics







Typical Performance Characteristics (continued)

V_{IN} = V_{OUT(NOM)} + 0.5 V or 2.2 V, whichever is greater; V_{EN} = 2.2 V, C_{IN} = 10 µF, C_{OUT} = 47 µF, C_{NR} = 10 nF, C_{FF} = open, unless otherwise noted.





Detailed Description

Overview

The TPL910 series products are 1-A high-current, 24-µV_{RMS} low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910 series products support both fixed output voltage ranges from 0.8 V to 5 V and adjustable output voltage ranges from 0.8 V to 5.2 V with external resistor divider.

Ultra-low noise, high PSRR, and high output current capability makes the TPL910 series products ideal power supply for noisesensitive applications, such as high-speed communication facilities, test and measurement devices, or high-definition imaging equipment. Accurate output voltage tolerance, output remote sensing, excellent transient response, and adjustable soft-start control ensures the TPL910 series products optimal power supply for the large-scale processors or digital loads, such as ASIC, FPGA, CPLD and DSP.

Functional Block Diagram



Figure 11 Functional Block Diagram

Feature Description

Enable (EN)

The TPL910 series provide a device enable pin (EN) to enable or disable the device. Connect this pin to the GPIO of an external digital logic control circuit to control the device. When the V_{EN} voltage falls below $V_{IL(EN)}$, the LDO device turns off, and when the V_{EN} ramps above $V_{IH(EN)}$, the LDO device turns on.

Under-Voltage Lockout (IN and UVLO)

The TPL910 series use an under-voltage lockout circuit to keep the output shut off until the internal circuitry operates properly.

Voltage Regulation (OUT and FB)

The TPL910 series provide adjustable output voltage option. Using external resistors divider, the output voltage of TPL910 series is determined by the value of the resistor R1 and R2 in Figure 12. Use Equation 1 to calculate the output voltage.

(1)



1-A Output, High-PSRR, Low-Noise LDO Regulator

 $V_{\text{out}} = V_{\text{FB}} \times \left(1 + \frac{R1}{R2}\right)$

Where the feedback voltage V_{FB} is 0.8 V.

Table 1 provides a list of recommended resistor combinations to achieve the common output voltage values.

	External Resi	stors Divider	
Target Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	Calculated Output Voltage (V)
0.80	0	Open	0.800
0.81	2	160	0.810
0.82	4.02	160	0.820
0.83	6.04	160	0.830
0.84	8.06	160	0.840
0.85	10	160	0.850
0.86	12	160	0.860
0.87	12.4	143	0.869
0.88	12.4	124	0.880
0.89	12	107	0.890
0.90	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.792
1.90	12.1	8.87	1.891
2.50	12.4	5.9	2.481
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.50	11.8	2.55	4.502
5.00	12.4	2.37	4.986

Table 1 External Resistor Combinations

Output Active Discharge

The TPL910 series integrate an output discharge path from OUT to GND. When the device is disabled, either EN or VIN is lower than turn-on threshold, the output will actively discharge the output voltage through an internal resistor of several hundred ohms. Do not rely on this active discharge circuit for discharging large output capacitors when the input voltage falls below the output voltage. Reverse current flow through internal power MOSFET can permanently damage the device, and external current protection is essential at this condition.

Over-Current Protection

The TPL910 series integrate an internal current limit that helps to protect the device during fault conditions. When the output is pulled down below the target output voltage, over-current protection starts to work and limit the output current to a typical value of 1.4 A. Under the over-current conditions, the internal junction temperature ramps up quickly. When the junction temperature is high enough,



it will cause the over temperature protection.

Over-Temperature Protection

The recommended operating junction temperature range is -40°C to 125°C. When the junction temperature is between 125°C and the thermal shutdown (TSD) threshold, the regulator can still work well, but will reduce the device lifetime for long-term using.

The over-temperature protection works when the junction temperature exceeds the thermal shutdown (TSD) threshold, which turns off the regulator immediately. Until when the device cools down and the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.



Application and Implementation

NOTE

Information in the following applications sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPL910 series products are 1-A high-current, 24-µV_{RMS} low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage. The following application schematic shows a typical usage of the TPL910 series.

Typical Application

Adjustable Output Operation

Figure 12 shows the typical application schematic of the TPL910 series.



Figure 12 Adjustable Output Operation

Input Capacitor and Output Capacitor

The TPL910 series is designed to be stable with low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). It is recommended to use ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials to get good capacitive stability across temperature.

3PEAK recommends adding a 10 μ F or greater capacitor with a 0.1 μ F bypass capacitor in parallel at IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL910 series requires an output capacitor with a minimum effective capacitance value of 3.3 μ F. 3PEAK recommends selecting a X7R-type 10- μ F ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

Power Dissipation

During normal operation, LDO junction temperature should not exceed 125°C. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 2.

$$\mathbf{P}_{\mathrm{D}} = \left(\mathbf{V}_{\mathrm{IN}} - \mathbf{V}_{\mathrm{OUT}}\right) \times \mathbf{I}_{\mathrm{OUT}} + \mathbf{V}_{\mathrm{IN}} \times \mathbf{I}_{\mathrm{GND}}$$

The junction temperature can be estimated using Equation 3. θ_{JA} is the junction-to-ambient thermal resistance.

(2)



$$\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{A}} + \mathbf{P}_{\mathsf{D}} \times \boldsymbol{\theta}_{\mathsf{J}\mathsf{A}}$$

(3)

Layout Requirements

- Both input capacitors and output capacitors must be placed as close to the device pins as possible, and vias between capacitors and device power pins must be avoid.
- It is recommended to bypass the input pin to ground with a 0.1 µF bypass capacitor. The loop area formed by the bypass capacitor connection, IN pin and the GND pin of the system must be as small as possible.
- It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.



Package Outline Dimensions

3×3 DFN-8



3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.