

Features

- Exceeds Requirements of EIA-485 Standard
- Bus-Polarity Correction within 100 ms (tFs)
- Data Rate: 300 bps to 500 kbps
- Works with Two Configurations:
 - Failsafe Resistors Only
 - Failsafe and Differential Termination Resistors
- Up to 256 Nodes on a Bus (1/8 unit load)
- Wide Supply Voltage 3V to 5.5V
- SOIC-8 Package for Backward Compatibility
- Bus-Pin Protection:
 - ±18 kV HBM protection
 - ±12 kV IEC61000-4-2 Contact Discharge

Applications

- E-Metering Networks
- HVAC Systems
- DMX512-Networks

Description

The TPT485N is a low-power RS-485 transceiver with automatic bus-polarity correction and transient protection. Upon hot plug-in, the device detects and corrects the bus polarity within the first 100 ms of bus idling. On-chip transient protection protects the device against IEC61000 ESD and EFT transients. This device has robust drivers and receivers for demanding industrial applications. The bus pins are robust to electrostatic discharge (ESD) events, with high levels of protection to Human-Body Model (HBM), Air-Gap Discharge, and Contact Discharge specifications. The device combines a differential driver and a differential receiver, which operate together from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. The device features a wide common-mode voltage range making the device suitable for multi-point applications over long cable runs. The TPT485N is available in SOP8 package, and is characterized from -40°C to 125°C.

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.

Pin Configuration (Top View)



Revision History

| Date | Revision | Notes |
|------------|--------------|----------------------------|
| 201811/29 | Rev. Pre 0 | Initial Definition |
| 2019/04/10 | Rev. Pre 0.1 | Update package information |
| 2019/09/08 | Rev. Pre 0.2 | Update ESD information |
| 2019/09/26 | Rev. 0 | Final version |
| | | |
| | | |

Order Information

| Model Name | Order Number | Package | Transport Media, Quantity | Marking Information |
|------------|--------------|-----------|---------------------------|------------------------|
| TPT485N | TPT485N-SO1R | 8-Pin SOP | Tape and Reel 4,000 | T485N |

Pin Configuration and Functions

| Pin No. | Pin Name | I/O | Description | |
|---------|-----------------|------------------|------------------------------|--|
| 1 | R | Digital output | Receiver data output. | |
| 2 | DE | Digital input | Driver Enable, active high. | |
| 3 | /RE | Digital input | Receiver Enable, active low. | |
| 4 | D | Digital input | Driver data input. | |
| 5 | GND | Ground | Ground. | |
| 6 | А | Bus input/output | Bus I/O port, A | |
| 7 | В | Bus input/ouput | Bus I/O port, B | |
| 8 | V _{cc} | Power | Power Supply. | |

| | | | DRIVER PIN FUNCTIONS | | | | |
|-------|---|-----|----------------------|----------------------------|--|--|--|
| INPUT | ENABLE | OUT | PUTS | DESCRIPTION | | | |
| D | DE | Α | В | DESCRIPTION | | | |
| | | | | NORMAL MODE | | | |
| н | н | н | L | Actively drives bus High | | | |
| L | н | L | Н | Actively drives bus Low | | | |
| х | L | Z | Z | Driver disabled | | | |
| х | OPEN | Z | Z | Driver disabled by default | | | |
| OPEN | н | н | L | Actively drives bus High | | | |
| | POLARITY-CORRECTING MODE ⁽¹⁾ | | | | | | |

Н

L

Ζ

Ζ

Н

Function Table

Н

L

Х

Х

OPEN

н

Н

L

OPEN

н

L

Н

Ζ

Ζ

L

The polarity-correcting mode is entered when $V_{ID} < V_{IT-}$ and $t > t_{FS}$ and DE = low. This state is latched when /RE turns from Low to High. (1)

Actively drives bus Low

Actively drives bus High

Driver disabled by default

Actively drives bus Low

Driver disabled

| DIFFERENTIAL INPUT | ENABLE | OUTPUT | | | | | |
|--|--------|--------|--------------------------------------|--|--|--|--|
| $V_{ID} = V_A - V_B$ | /RE | R | DESCRIPTION | | | | |
| NORMAL MODE | | | | | | | |
| $V_{IT+} < V_{ID}$ | L | н | Receive valid bus High | | | | |
| $V_{\rm IT-} < V_{\rm ID} < V_{\rm IT+}$ | L | ? | Indeterminate bus state | | | | |
| $V_{ID} < V_{IT-}$ | L | L | Receive valid bus Low | | | | |
| Х | Н | Z | Receiver disabled | | | | |
| Х | OPEN | Z | Receiver disabled | | | | |
| Open, short, idle Bus | L | н | Out of polarity correction time | | | | |
| | | POL | ARITY-CORRECTING MODE ⁽¹⁾ | | | | |
| $V_{IT+} < V_{ID}$ | L | L | Receive valid bus Low | | | | |
| $V_{\rm IT-} < V_{\rm ID} < V_{\rm IT+}$ | L | ? | Indeterminate bus state | | | | |
| $V_{ID} < V_{IT-}$ | L | н | Receive polarity corrected bus High | | | | |
| Х | Н | Z | Receiver disabled | | | | |
| Х | OPEN | Z | Receiver disabled | | | | |
| Open, short, idle Bus | L | Н | Out of polarity correction time | | | | |

The polarity-correcting mode is entered when $V_{ID} < V_{IT-}$ and $t > t_{FS}$ and DE = low. This state is latched when /RE turns from Low to High. (1)

Absolute Maximum Ratings

| V _{DD} to GND | 0.3V to +7V |
|--|---------------------------|
| Input Voltages DI, DE, RE | 0.3V to (VCC + 0.3V) |
| Input/Output Voltages A, B | -15V to +15V |
| A, B (Transient Pulse Through 100Ω,Note 1) | ±100V |
| R | 0.3V to (VCC +0.3V) |
| Short Circuit Duration A, B | Continuous |
| ESD Rating | . See Specification Table |

Recommended Operating Conditions Note 2

| Supply Voltage | 3V to 5.5V |
|--|-----------------|
| Temperature Range | -40°C to +125°C |
| Bus Pin Common Mode Voltage Range | -7V to +12V |
| Thermal Resistance, OJA (Typical) | |
| 8-Pin SOIC Package | 136°C/W |
| Maximum Junction Temperature (Plastic Package) | +150°C |
| Maximum Storage Temperature Range | -65°C to +150°C |

Note 1: Tested according to TIA/EIA-485-A, Section 4.2.6 (±100V for 15µs at a 1% duty cycle).

Note 2: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

ESD Rating

| | | Value | Unit |
|--|------------------------|-------|------|
| Contact Discharge, per IEC 61000-4-2 | Bus Pin | 12 | kV |
| | Bus Pin | 18 | kV |
| HDM, PELANSI/ESDAJEDEC 35-001 / ANSI/ESD STIND.3.1 | All Pin Except Bus Pin | 4 | kV |
| CDM, per ANSI/ESDA/JEDEC JS-002 | | 1500 | V |

Electrical Characteristics

Test Conditions: VCC = 5V, Over operating free-air temperature range

| Parameter Conditions | | ons | Min | Туре | Max | Units | |
|---------------------------------|---|--------------------------------------|--|------|--------------------|-------|----|
| | Driver differential-output voltage | RL = 60 Ω, -7V≤V test ≤12V | See Figure 1B | 1.5 | 3.3 | | |
| V _{od} | magnitude | RL = 54 Ω (RS-485) | See Figure 1A | 1.65 | 3.3 | | V |
| | | RL = 100 Ω (RS-485) | - | 2.0 | 4.4 | | |
| ⊿ V _{od} | Change in magnitude of driver differential-output voltage | RL = 54 Ω, CL=50pF | See Figure 1A | -50 | | 50 | mV |
| V _{OC(SS)} | Steady-stage common-mode output voltage | | | 1 | V _{CC} /2 | 3 | V |
| ⊿V _{oc} | Change in differential driver common-mode output voltage | Center of two 27-Ω load resistors | See Figure 1A | -50 | | 50 | mV |
| V _{OC(PP)} | Peak-to-peak driver common- mode output voltage | | | | 600 | | |
| V _{IT+} | Positive-going receiver differential- input voltage threshold | | | | | 100 | mV |
| V _{IT-} | Negative-going receiver differential-input voltage threshold | | | -100 | | | mV |
| V _{HYS} ⁽¹⁾ | Receiver differential-input voltage threshold hysteresis (VIT+ – VIT-) | | | | 30 | | mV |
| Vін | Logic Input High Voltage | DI, DE, RE | 2 | | | V | |
| VIL | Logic Input Low Voltage | DI, DE, RE | | | 0.8 | V | |
| V _{он} | Receiver high-level output voltage | I _{OH} = -8 mA | | 4.0 | | | V |
| V _{OL} | Receiver low-level output voltage | I _{OL} = 8 mA | | 0.2 | 0.4 | V | |
| I, | Driver input, driver enable and receiver enable input current | | | -5 | | 5 | μA |
| I _{oz} | Receiver high-impedance output current | VO = 0 V or VCC, /RE a | t VCC | | | 1 | μA |
| I _{OS} | Driver short-circuit output current | Ios with VA or VB from | n −7 to +12 V | | | 95 | mA |
| h | Bus input current(driver disabled) | Vcc = 4.5 to 5.5 V or | VI= 12 V | | 55 | | uА |
| -1 | | Vcc = 0 V, DE at 0 V | VI= -7 V | -90 | | 85 | 1 |
| | | Driver and receiver enabled | DE = VCC, /RE = GND, No LOAD | | 755 | 950 | |
| | | Driver enabled, receiver disabled | DE = VCC, /RE = V _{cc} , No LOAD | | 560 | 750 | |
| I _{cc} | Supply current(quiescent) | Driver disabled, receiver enabled | DE = GND, /RE = V _{cc} , No LOAD | | 550 | 700 | μA |
| | | Driver and receiver disabled | $DE = GND, /RE =$ $V_{CC}, D = V_{CC} NO$ $LOAD$ | | 0.1 | 2 | |

Note: $V_{\text{IT-}} \, \text{can meet}$ -100mV spec in 25C 5V

TPT485N

±18K ESD Protection, Bus-Polarity Correcting RS-485 Transceiver

Switching Characteristics

| Parameter | | Conditions | | Min | Тур | Max | Units |
|-------------------------------------|--|--------------------|--------------|-----|------|------|-------|
| Driver | | | | | | | |
| t _r , t _f | Driver differential-output rise and fall times | | | | 300 | 500 | |
| t _{PHL} , t _{PLH} | Driver propagation delay | RL = 54 Ω, CL=50pF | See Figure 2 | | 260 | 400 | ns |
| tsk(P) | Driver pulse skew, tphl – tplh | | | -10 | 2 | 10 | |
| tphz, tplz | Driver disable time | | | | 50 | 100 | ns |
| | | RE = 0 | See Figure 3 | | 200 | 400 | |
| tpzh, tpzl | Driver enable time | RE = VCC | | | 2200 | 4000 | ns |
| Receiver | | | | | | | |
| tr, tf | Receiver output rise and fall times | | | 6 | 10 | 13 | |
| tphl, tplh | Receiver propagation delay time | CL=15 pF | See Figure 5 | | 90 | 110 | ns |
| tsk(P) | Receiver pulse skew, tphl – tplh | | | -11 | | 11 | |
| tphz, tplz | Receiver disable time | | | 8 | | 13 | ns |
| tPZL(1), | | DE = VCC | See Figure 6 | | 100 | 150 | |
| tPZH(1) | Receiver enable time | | | | | | ns |
| tPZL(2), tPZH(2) | | DE = 0 | See Figure 6 | | 2100 | 4000 | |
| tFS | Bus failsafe time | Driver disabled | See Figure 7 | | | 40 | ms |

Test Circuits and Waveforms



Figure 1. DC Driver Test Circuits



Figure 2. Driver Propagation Delay and Differential Transition Times



Figure 3. Driver Enable and Disable Times



Figure 4. Driver Propagation Delay and Rise/Fall Time Measurement



Figure 5. Receiver Propagation Delay and Data rate



Figure 6. Receiver Enable and Disable Times



Figure 7. Measurement of Receiver Polarity-Correction Time With Driver Disabled

Package Outline Dimensions

SO1R (SOP8)



| SYMBOL | MILLIMETER | | | | |
|--------|------------|---------|-------|--|--|
| STMDOL | MIN | NOM | MAX | | |
| А | | | 1.75 | | |
| A1 | 0.10 | _ | 0.225 | | |
| A2 | 1.30 | 1.40 | 1.50 | | |
| A3 | 0.60 | 0.65 | 0.70 | | |
| b | 0.39 | _ | 0.47 | | |
| b1 | 0.38 | 0.41 | 0.44 | | |
| с | 0.20 | _ | 0.24 | | |
| c1 | 0.19 | 0.20 | 0.21 | | |
| D | 4.80 | 4.90 | 5.00 | | |
| Е | 5.80 | 6.00 | 6.20 | | |
| E1 | 3.80 | 3.90 | 4.00 | | |
| e | | 1.27BSC | | | |
| h | 0.25 | _ | 0.50 | | |
| L | 0.50 | _ | 0.80 | | |
| L1 | 1.05REF | | | | |
| θ | 0 | | 8° | | |