

# High-Efficiency 1MHz, 2A Continuous, 3A Peak, Output Synchronous Step Down Converter

#### **Features**

- 2.7-5.5V input voltage range
- 2A continuous, 3A peak load current
- Low R<sub>DS(ON)</sub> for internal switches (top/bottom) 100mΩ/80mΩ
- High switching frequency minimizes the external components
- Internal soft-start limits the inrush current
- 100% dropout operation
- Green package: SOT23-5, SOT23-6, DFN2\*2-8
- Other packages are available upon requests
- No latch off output voltage protection

#### **Descriptions**


The DIO6012B is high-efficiency, high frequency synchronous step-down DC-DC regulator ICs capable of delivering up to 3A Peak load current. The DIO6012B family operate over a wide input voltage range from 2.7V to 5.5V and integrate main switch and synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with greater than 1MHz switching frequency.

#### **Function Block**



- LCD TV
- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router



#### **Ordering Information**

Order Part Number	Top Marking		T <sub>A</sub>	Package	
DIO6012BCST5	CYWB	Green	-40 to 85°C	SOT23-5	Tape & Reel, 3000
DIO6012BCST6	CYWC	Green	-40 to 85°C	SOT23-6	Tape & Reel, 3000
DIO6012BCN8	6012	Green	-40 to 85°C	DFN2*2-8	Tape & Reel, 3000

#### **Marking Definition**


Batch No

- Week Code
- \_\_\_\_\_Year Code

Internal Code

Pin 1 Identification





#### Pin Assignment (Top View)

### **Pin Definitions:**

Pin Name	Description
FB	Output Feedback Pin. Connect this pin to the center point of the output resistor divider
	(as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2).
PG	Power good indicator. When the output voltage exceeds 90% of regulation point,
	it becomes open drain; low otherwise.
IN	Power Input
SGND	Signal Ground
NC	No Connect
LX	Inductor pin. Connect this pin to the switching node of inductor.
EN	Enable control. Pull high to turn on. Do not float.
PGND	Power Ground
GND	Ground



### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter		Rating	Unit
Supply Voltage (V+ – V-)		-0.3 to 6.0	V
Enable, FB Voltage		-0.3 to V <sub>IN</sub> +0.6	V
Power Dissipation, $P_D @ T_A = 25^{\circ}C$ ,	SOT23-6	0.6	W
	θ <sub>JA</sub> (SOT23-5,SOT23-6)	170	°C/W
Thermal Resistance	θ <sub>JA</sub> (DFN2*2-8)	75	°C/W
Storage Temperature Range		-65 to 150	°C
Junction Temperature Range		150	°C
Lead Temperature Range		260	°C
ESD	HBM, JEDEC: JESD22-A114	4000	V
Dynamic LX Voltage in 50ns Duration		V <sub>IN</sub> +3 to GND-4	V

# **Recommend Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter		Rating	Unit
Supply Voltage		2.7 to 5.5	V
Junction Temperature Range		-40 to 125	°C
Ambient Temperature Range		-40 to 85	°C




### **Electrical Characteristics**

 $V_{\text{IN}}$  = 3.6V,  $V_{\text{OUT}}$  = 1.8V, L = 2.2 \mu H,  $C_{\text{OUT}}$  = 22  $\mu$ F,  $T_{\text{A}}$  = 25°C, unless otherwise specified.


Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
V <sub>IN</sub>	Input Voltage Range		2.7		5.5	V
Ιq	Quiescent Current	$I_{OUT}=0, V_{FB}=V_{REF} \cdot 105\%$		80		μA
I <sub>SHDN</sub>	Shutdown Current	EN=0		0.1	1	μA
V <sub>REF</sub>	Feedback Reference Voltage		0.588	0.6	0.612	V
I <sub>FB</sub>	FB Input Current	V <sub>FB</sub> =V <sub>IN</sub>	-50		50	nA
R <sub>DS(ON)</sub> ,P	PFET R <sub>ON</sub>			100		mΩ
R <sub>DS(ON)</sub> ,N	NFET R <sub>ON</sub>			80		mΩ
I <sub>LIM</sub>	PFET Current Limit		3.5			А
V <sub>ENH</sub>	EN Rising Threshold		1.2			V
V <sub>ENL</sub>	EN Falling Threshold				0.4	V
V <sub>UVLO</sub>	Input UVLO Threshold				2.7	V
V <sub>HYS</sub>	UVLO Hysteresis			0.1		V
V <sub>OVP</sub>	Over Voltage Protection Threshold		0.69	0.72	0.75	V
Fosc	Oscillator Frequency	I <sub>оυт</sub> =500mA,		1		MHz
	Min ON Time			50		ns
	Max Duty Cycle		100			%
T <sub>SD</sub>	Thermal Shutdown Temperature			150		°C






High-Efficiency 1MHz, 2A Continuous, 3A Peak, Output Synchronous Step Down Converter





High-Efficiency 1MHz, 2A Continuous, 3A Peak, Output Synchronous Step Down Converter







High-Efficiency 1MHz, 2A Continuous, 3A Peak, Output Synchronous Step Down Converter



#### Short Protection (Vin=5V, Vout=1.8V No Load->short)








dioo

DIO6012B is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low  $R_{DS(ON)}$  power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

Because of the high integration in the DIO6012B IC, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{IN}$ , output capacitor  $C_{OUT}$ , output inductor L and feedback resistors (R1 and R2) need to be selected for the targeted applications specifications.

#### Feedback resistor dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10k and 1M is highly recommended for both resistors. If Vout is 1.8V, R1=100k is chosen, then R2 can be calculated to be 50k.



#### Input capacitor C<sub>IN</sub>

This ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \cdot \sqrt{D(1-D)}$$

This formula has a maximum at  $V_{IN}=2V_{OUT}$  condition, where  $I_{CIN_RMS}=I_{OUT}/2$ . This simple worst-case condition is commonly used for DC/DC design.

With the maximum load current at 1.2A. A typical X5R or better grade ceramic capacitor with 6V rating and more than 1pcs 10uF capacitor can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by  $C_{IN}$ , and IN/GND pins.

#### Output capacitor COUT

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6V rating and greater than  $40\mu$ F capacitance.

#### **Output inductor L:**

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT} / V_{IN, MAX})}{F_{SW} \times I_{OUT, MAX} \times 40\%}$$

where Fsw is the switching frequency and I<sub>OUT,MAX</sub> is the maximum load current. The DIO6012B regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1 - V_{OUT} / V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mΩ to achieve a good overall efficiency.</p>

#### **Enable Operation**

Pulling the EN pin low (<0.4V) will shut down the device. During shut down mode, the DIO6012B shutdown current drops to lower than  $0.1\mu$ A. Driving the EN pin high (>1.2V) will turn on the IC again.

Load Transient Considerations: The DIO6012B regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

#### Layout Design:

The layout design of DIO6012B regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC:  $C_{IN}$ , L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2)  $C_{IN}$  must be close to Pins IN and GND. The loop area formed by  $C_{IN}$  and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.



5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.

#### Output voltage ripple test

A proper output ripple measurement should be done according to Figure 5 setup. Output voltage ripple should be measured across the output ceramic cap near the IC.

1. Remove the ground clip and head of the probe. Wind thin wires around the ground ring of the probe. Solder the end of the ground ring wire to the negative node of the  $C_{OUT}$ . Touch the probe tip to the positive node of the  $C_{OUT}$ . (Refer to Figure.5).

2. Minimize the loop formed by  $C_{\text{OUT}}$  terminals, probe tip and ground ring.

3. Change the probing direction to decouple the electromagnetic noise generated from the nearby buck inductor. (Refer to Figure.5)




Figure 5. Recommended way to measure the output voltage ripple



# CONTACT US

**D**ioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <u>http://www.dioo.com</u> for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.