

600mA, Single-Input, Single Cell Li-Ion and Li-Pol Battery **Charger With Auto Start**

Features

- Input Rating of 32V
- Input Overvoltage Protection with 6.7V
- Input Voltage Dynamic Power Management
- **10% Charge Current Accuracy**
- 1% Charge Voltage Accuracy
- Pin ISET2 can select 100mA or 500mA Maximum Input Current Limit
- **Programmable Termination and Trickle** Threshold
- **Fixed 10 Hours Safety Timer**
- Status Indication Charging/Done
- Integrated Auto Start Function for Production
- 125°C Thermal Regulation
- 150°C Thermal Shutdown Protection
- **BAT Short-Circuit Protection**
- **Charge Solutions for JEITA**
 - 1. No charge at 'Temp>45°C' & 'Temp<0°C';
 - 2. 0.2*CC (Constant-Current) Temp at 0~10°C;
 - 3. Constant-Current Temp at 10~45°C.
 - 4. DIO5081 has dedicated BAT_V pin for battery voltage sense.
- Automatic Termination and Timer Disable Mode (TTDM) for Absent Battery Pack With Thermistor
- Package: DQFN-10

Applications

- Low-Power Handheld Devices
- **Smart Phones**
- **MP3 Plavers**
- **PDAs**

Descriptions

DIO5081 is highly integrated lithium ion and lithium polymer linear chargers, suitable for portable applications with limited space. The device is powered by a USB port or AC adapter. The high input voltage range with input overvoltage protection low-cost. supports unregulated adapters.

DIO5081 has a single power output and can charge batteries. If the average system load fails to charge the battery during the 10-hour safety timer, the system load can be connected in parallel with the battery.

Battery charging has experienced three stages: conditioning, constant current and constant voltage. In all charging stages, IC junction temperature is monitored by the internal control loop. When the charging current exceeds the internal temperature threshold, the internal control loop will reduce the charging current.

The charger power level and charging current induction function are fully integrated. The charger has high precision current and voltage regulation circuit function, charging status display, charging termination function. Trickle-charge current and terminal current threshold can be programmed by external resistance on DIO5081. The value of constant current can also be programmed by an external resistance.

DIO5081• Rev.1.0



Ordering Information

Order Part Number	Top Marking		T _A	Рас	kage
DIO5081LP10	YWHA	Green	-40 to 85°C	DQFN-10 1.8*1.4	Tape & Reel, 3000

Pin Assignment




Figure 1. Top View

Pin Descriptions

Name	Description
IN	Input power, connected to external DC supply (AC adapter or USB port). Expected
	range of bypass capacitors 1µF to 10µF, connect from IN to VSS.
ISET	Programs the constant charge current setting. External resistor from ISET to VSS
13E 1	defines constant charge current value. Range is $9k\Omega$ (50mA) to 0.45k Ω (600mA).
ISET2	Programming the Input / Output Current Limit for the USB or Adaptor source:
ISE 12	High = 500mA max, Low = ISET, FLOAT = 100mA max.
VSS	Ground.
	Programs the Current Termination Threshold (10 to 40% of IBAT which is set by ISET)
PRE TERM	and Sets the Trickle Current to twice the Termination Current Level. Expected range of
	programming resistor is 1k to 5.1k Ω (2k: 0.12*CC for term; 0.24*CC for Trickle Current)
/PG	Low (FET on) indicates the input voltage is above UVLO and the BAT (battery) voltage.
10110	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or
/CHG	Charge complete.
	Temperature sense terminal connected to DIO5081 -10k at 25°C NTC thermistor, in
	the battery pack. Floating T terminal or pulling High puts part in TTDM "Charger" Mode
TS	and disable TS monitoring, Timers and Termination. Pulling terminal Low disables the
15	IC. If NTC sensing is not needed, connect this terminal to VSS through an external
	$10 \text{k}\Omega$ resistor. A $250 \text{k}\Omega$ from TS to ground will prevent IC entering TTDM mode when
	battery with thermistor is removed.
BAT_V	BAT voltage Connection.
PAT C	BAT current Connection. System Load may be connected. Expected range of bypass
BAT_C	capacitors 1μF to 10μF.

600mA, Single-Input, Single Cell Li-Ion and Li-Pol Battery Charger With Auto Start



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pa	arameter	Rating	Unit
	IN (with respect to VSS)	-0.3 to 36	
Input Voltage	BAT (with respect to VSS)	-0.3 to 7	V
	PRE TERM, ISET, ISET2, TS, /CHG, /PG (with respect to VSS)	-0.3 to 7	
Input Current	IN	800	mA
Output Current (Continuous)	BAT	800	mA
Output Sink Current	/CHG	15	mA
Junction Temperature		-40 to 150	°C
Storage Temperature		-65 to 150	°C
Package Thermal Resistance	Θ _{JA}	63.5	°C/W
ESD	Human-body model (HBM)	±6000	V

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Max	Unit
V _{IN}	IN voltage range		32	V
VIN	IN operating voltage range, Restricted by V_{DPM} and V_{OVP}	4.6	6.5	V
I _{IN}	Input current, IN terminal		600	mA
I _{BAT}	Current, BAT terminal		600	mA
TJ	Junction temperature	0	125	°C
R _{PRE TERM}	Programs trickle charge and termination current thresholds	1	10	kΩ
RISET	Constant charge current programming resistor	0.5	20	kΩ
R _{TS}	10k NTC thermistor range without entering TTDM	1.66	500	kΩ



Electrical Characteristics

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
INPUT						
UVLO	Under voltage lock-out Exit	V_{IN} : From Low to High	2.94	3.1	3.21	V
V _{HYS_UVLO}	Hysteresis			180		mV
V _{IN_DT}	Input power good detection threshold is $V_{BAT}+V_{IN_DT}$	(Input power good if $V_{IN} > V_{BAT} + V_{IN-DT}$); $V_{BAT} = 3.6V$, $V_{IN}: 3.5V \rightarrow 4V$		120		mV
V _{HYS-INDT}	Hysteresis on V _{IN-DT} falling			80		mV
V _{OVP}	Input over-voltage protection threshold	$V_{IN}:5V\rightarrow 12V$	6.5	6.7	7.14	V
$V_{\text{HYS-OVP}}$	Hysteresis on OVP	V_{IN} : 12V \rightarrow 5V		200		mV
V _{IN-DPM}	USB/Adaptor low input voltage protection. Restricts I_{BAT} at V_{IN_DPM}	Limit Input Source Current to 50mA; V _{BAT} =3.5V; R _{ISET} =2KΩ	4.44	4.55	4.61	V
	USB input I-Limit 100mA	ISET2 = Float; R _{ISET} =1KΩ	85	100	115	
IIN-USB-CL	USB input I-Limit 500mA	ISET2 = High; R _{ISET} =1KΩ	405	450	495	mA
BATTERY SHO	ORT PROTECTION					
$V_{\text{BAT}(\text{SC})}$	BAT terminal short-circuit detection threshold/trickle charge threshold	$V_{BAT}: 3V \rightarrow 0.5V, no \label{eq:VBAT}$ deglitch	0.75	0.8	0.85	V
V _{BAT(SC-HYS)}	BAT terminal Short hysteresis	Recovery ≥ V _{BAT(SC)} + V _{BAT(SC-HYS)} ; Rising, no Deglitch		20		mV
I _{BAT(SC)}	Source current to BAT terminal during short-circuit detection			10		mA
QUIESCENT C	URRENT					
IBAT(PDWN)	Battery current into BAT terminal	V _{IN} = 0V			1	
I _{BAT(DONE)}	BAT terminal current, charging terminated	V_{IN} = 6V, V_{BAT} > $V_{BAT(REG)}$			1	Αų
I _{IN(STDBY)}	Standby current into IN terminal	TS = Low, $V_{IN} \le 6V$			125	μA
lcc	Active supply current, IN terminal	TS = open, V_{IN} = 6V, T_{TDM} – no load on BAT terminal, V_{BAT} > $V_{BAT(REG)}$, IC enabled		0.4	0.5	mA



BATTERY CHA	RGER CONSTANT-CHARGE					
$V_{BAT(REG)}$	Battery regulation voltage	V _{IN} = 5V, (V _{TS-45°C} ≤ V _{TS} ≤ V _{TS-0°C})	4.32	4.35	4.38	V
Ibat_(Range)	Programmed output "constant charge" current	$V_{BAT(REG)} > V_{BAT} >$ $V_{LOWV}; V_{IN} = 5V,$ ISET2=Low, $R_{ISET} = 9K\Omega$ to 0.45K Ω	50		600	mA
V _{DO(IN-BAT)}	Drop-out, V _{IN} – V _{BAT}	$\label{eq:Adjust V_IN} \begin{array}{l} \text{Adjust V_{IN} down until} \\ I_{BAT} = 0.5A, \\ V_{BAT} = 4.25V, \\ R_{ISET} = 1K\Omega \ , \\ ISET2 = Low; \\ T_J \leq 100^\circ\text{C} \end{array}$	325		500	mV
I _{BAT}	Output "constant current" formula	$V_{BAT(REG)} > V_{BAT} >$ $V_{LOWV}; V_{IN} = 5V,$ ISET2 = Low	(1)	//R _{ISET})*450		A
Trickle Current	t – SET BY PRE-TERM terminal					
VLOWV	Trickle current to constant current charge transition threshold		2.48	2.56	2.68	V
I _{Trickle}	Trickle current, default setting	$V_{BAT} < V_{LOWV};$ $R_{ISET} = 1k\Omega;$ $R_{PRE-TERM} = High Z$	18	24	28	%I _{BAT-CC}
	Trickle current, formula		I _{BAT} *	100u*R _{PRE-TEI}	_{RM} /1	mA
TERMINATION – SET BY PRE-TERM terminal						
Terminal	Termination Threshold Current, default setting	$V_{BAT} > V_{RCH};$ $R_{ISET} = 1k\Omega;$ $R_{PRE-TERM} = High Z$	9	12	14	%I _{BAT-CC}
	Termination Current Threshold Formula		(I _{BAT} *50u*R _{PRE-TERM} / 1)+10		mA	
I _{PRE-TERM}	Current for programming the term. and Trickle with resistor. I _{Term-Start} is the initial PRE-TERM current.	$R_{PRE-TERM} = 2k\Omega$, $V_{BAT} = 4.25V$	45	50	55	μA
RECHARGE OR REFRESH						
V _{RCH}	Recharge detection threshold – Normal Temp	$V_{\text{IN}} = 5V, V_{\text{TS}} = 0.5V,$ $V_{\text{BAT}}: 4.35V \rightarrow V_{\text{RCH}}$	V _{O(REG)} -0.2	V _{O(REG)} -0.15	V _{O(REG)} -0.1	V
BATTERY-PAC	K NTC MONITOR; TS Terminal					
I _{NTC-10k}	NTC bias current	V _{TS} = 0.3V	48	50	52	μA
V _{TTDM(TS)}	Termination and timer disable mode Threshold – Enter	V_{TS} : 1.5V \rightarrow 4V; Timer Held in Reset	3.7	3.8	3.9	V
V _{HYS-TTDM(TS)}	Hysteresis			100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (Float)		V _{IN}		V



$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{ c c c c c } \hline V_{TS}: V \rightarrow 1.5V & & & & & & & & & & $			Low Temp Charging to				
$V_{HY3-0^{\circ}C}$ Hysteresis at 0°CCharge pending to low temp charging; $V_{15}: 1.5V \rightarrow 1V$ 60Imm $V_{HY3-0^{\circ}C}$ Low temperature, half charge temp charging; $V_{15}: 0.5V \rightarrow 1V$ Normal charging to low temp charging; $V_{15}: 0.5V \rightarrow 1V$ 920Imm $V_{ITS-10^{\circ}C}$ Hysteresis at 10°CNormal charging to normal CHG; $V_{15}: 1V \rightarrow 0.5V$ 20Imm $V_{ITS-10^{\circ}C}$ High temperature at 4.1VNormal charging to normal CHG; $V_{15}: 0.5V \rightarrow 0.2V$ 20Imm $V_{ITS-45^{\circ}C}$ High temperature at 4.1VNormal charging to normal CHG; $V_{15}: 0.5V \rightarrow 0.2V$ 246.8Imm $V_{ITS-45^{\circ}C}$ High temperature at 4.1VNormal charging to normal CHG; $V_{15}: 0.5V \rightarrow 0.2V$ 100Imm $V_{ITS-45^{\circ}C}$ Charge Enable Threshold, (10k NTC) $V_{15}: 0.125V \rightarrow 0.5V$ 100Imm $V_{15005_175^{\circ}.00}$ Temperature regulation limit (10k NTC)V_{15}: 0.125V \rightarrow 0.75V110Imm T_{IJDE01} Temperature regulation limit135100100100T_IGDE5_175^{\circ}.000Temperature regulation limit135100100T_IGDE5_1175^{\circ}.000Temperature regulation limit135100100T_IGDE5_1175^{\circ}.000Temperature regulation limit135100100T_IGDE5_1175^{\circ}.0000Source 0.9 µA2.5100100T_IGDE5_1175^{\circ}.0000Source 0.9 µA2.5100100V_NLogic LOW input voltageSource 0.9 µA2.51.9V <td>V_{TS-0°C}</td> <td>Low temperature CHG Pending</td> <td></td> <td>1.384</td> <td></td> <td></td> <td>V</td>	V _{TS-0°C}	Low temperature CHG Pending		1.384			V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{ c c c c c } \hline V_{TS:1.5V \rightarrow 1V} & & & & & & & & & & $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{HYS-0°C}	Hysteresis at 0°C			60		mV
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{tabular}{ c c c c c } \hline V_{15}:0.5V \rightarrow 1V & & & & & & & & & & & & & & & & & & $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{TS-10°C}	Low temperature, half charge			920		mV
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{tabular}{ c c c c c } \hline $V_{TS:} 1V \rightarrow 0.5V$ & $$IV$ & IV & I							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{HYS-10°C}	Hysteresis at 10°C			20		mV
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{tabular}{ c c c c c } \hline $V_{TS}: 0.5V \rightarrow 0.2V$ & $$I$ & I						0.40.0	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	VTS-45°C	High temperature at 4.1V				246.8	mv
$ \begin{array}{c c c c c c c } V_{HYS-45^{\circ}C} & Hysteresis at 45^{\circ}C & normal CHG; \\ V_{TS}: 0.2V \rightarrow 0.5V & 10 & 10 & m^{11} \\ \hline \\ V_{TS}: 0.2V \rightarrow 0.5V & 100 & m^{11} \\ \hline \\ V_{TS}: 0.125V \rightarrow 0.5V; & 100 & m^{11} \\ \hline \\ V_{TS}: 0.125V \rightarrow 0V; & 12 & m^{11} \\ \hline \\ THERMAL RESULATION & V_{TS}: 0.125V \rightarrow 0V; & 12 & m^{11} \\ \hline \\ THERMAL RESULATION & V_{TS}: 0.125V \rightarrow 0V; & 12 & m^{11} \\ \hline \\ T_{I(OFF)} & Temperature regulation limit & 10 & 135 & 0 & 0 \\ \hline \\ T_{I(OFF)} & Thermal shutdown temperature & 155 & 0 & 0 & 0 \\ \hline \\ UGIC LIVELS & VISET2 & 20 & 20 & 0 & 0 & 0 \\ \hline \\ V_{IL} & Logic LOW input voltage & Sink 0.5 \ \mu A & 2.5 & 0 & 0.5 & VV \\ \hline \\ V_{IL} & Sink current required for LO & V_{ISET2} & 0.5V & 0.5 & 0.5 & 0.5 \\ \hline \\ V_{IL} & Sink current required for HI & V_{ISET2} & 0.5V & 0.5 & 0.5 & 0.5 \\ \hline \\ V_{FLT} & ISET2 Float Voltage & 1.1 & 1.5 & 1.9 & VV \\ \hline \\ UGIC LEVELS & V/CHG AND /PG & 1 & 0.4 & VV \\ \hline \\ V_{IL} & Output LOW voltage & I_{SINK} = 5mA & 0 & 0.4 & VV \\ \hline \\ I_{LEAK} & Leakage current into IC & V_{ICHG} = 5V, V_{IPG} = 5V & 0 & 1 & 0 \\ \hline \end{array}$							
$\begin{tabular}{ c c c c } \hline V_{TS}: 0.2V \rightarrow 0.5V & \end{tabular} & tabu$		Linetana dia at 1500			10		
$ \begin{array}{c c c c c c c } V_{TS-EN-10k} & Charge Enable Threshold, \\ (10k NTC) & V_{TS}: 0V \rightarrow 0.175V; & 100 & m^{10} \\ \hline \\ V_{TS-DIS_HYS-10k} & HYS below V_{TS-EN-10k} to Disable, \\ (10k NTC) & V_{TS}: 0.125V \rightarrow 0V; & 12 & m^{10} \\ \hline \\ \textbf{THERMAL RESULATION & 135 & °CC \\ \hline \\ \textbf{T}_{I(0FF)} & Thermal shutdown temperature & 135 & °CC \\ \hline \\ \textbf{T}_{J(0FF)} & Thermal shutdown temperature & 20 & °CC \\ \hline \\ \textbf{LOGIC LIVELS ON ISET2 & 100 & 100 & 0.5 & V \\ \hline \\ V_{IL} & Logic LOW input voltage & Sink 0.5 \ \mu A & 2.5 & 0.5 & V \\ \hline \\ \textbf{V}_{IH} & Logic HIGH input voltage & Source 0.9 \ \mu A & 2.5 & 0.5 & 0.5 \\ \hline \\ \textbf{I}_{IIL} & Sink current required for LO & V_{ISET2} = 0.5V & 0.5 & 0.5 & 0.5 \\ \hline \\ \hline \\ \textbf{V}_{FLT} & ISET2 Float Voltage & 1.1 & 1.5 & 1.9 & V \\ \hline \\ \textbf{LOGIC LEVELS ON ICHG AND /PG & 18NK = 5MA & 0.4 & 0.4 & V \\ \hline \\ \hline \\ \textbf{I}_{LEAK} & Leakage current into IC & V_{ICHG} = 5V, V_{IPG} = 5V & 1 & 1 & 0.4 \\ \hline \end{array}$	V _{HYS-45°C}	Hysteresis at 45°C			10		mv
$\begin{tabular}{ c c c c c c } \hline V_{TS: EN-10k} & V_{TS}: 0V \rightarrow 0.175V; & 100 & m^{10} & m^{10} & \\ \hline V_{TS:DIS_HYS-10k} & HYS below V_{TS:EN-10k} to Disable, \\ (10k NTC) & V_{TS}: 0.125V \rightarrow 0V; & 12 & m^{10} & \\ \hline THERMAL REGULATION & & & & & & & & & & & & & & & & & & &$		Charge Englis Threshold	$V_{TS}: 0.2V \rightarrow 0.5V$				
VTS-DIS_HYS-10k (10k NTC)VTS: 0.125V → 0V;12mmTHERMAL REGULATIONT_J(REG)Temperature regulation limit135°CT_J(OFF)Thermal shutdown temperature155°CT_J(OFF,W)Thermal shutdown temperature20°CLOGIC LIVELS ON ISET220°CVILLogic LOW input voltageSink 0.5 µA0.5VVILLogic HIGH input voltageSource 0.9 µA2.5VILSink current required for LOVISET2 = 0.5V0.5µAVILISET2 Float VoltageVISET2 = 2.5V0.9µAVFLTISET2 Float VoltageIsINK = 5mA0.4VVOLOutput LOW voltageIsINK = 5mA0.4VVILEAKLeakage current into ICV/CHG = 5V, V/PG = 5V11	V _{TS-EN-10k}	-	$V_{TS}: 0V \rightarrow 0.175V;$		100		mV
THERMAL REGULATIONTJUREG)Temperature regulation limit135°CTJUREG)Thermal shutdown temperature155°CTJUOFF)Thermal shutdown temperature155°CTJUOFF)Thermal shutdown hysteresis20°CLOGIC LIVELS ON ISET220°CVILLogic LOW input voltageSink 0.5 μ A0.5VVILLogic HIGH input voltageSource 0.9 μ A2.5VILLSink current required for LOVISET2 = 0.5V0.5 μ AVILISET2 Float VoltageISET2 = 2.5V0.9 μ AVFLTISET2 Float VoltageISINK = 5mA0.4VVOLOutput LOW voltageISINK = 5mA0.4VILEAKLeakage current into ICV/CHG = 5V, V/PG = 5V11		HYS below $V_{\text{TS-EN-10k}}$ to Disable,	$V_{ro} = 0.125 V \rightarrow 0 V_{ro}$		12		m٧
$T_{J(REG)}$ Temperature regulation limit135 $^{\circ}$ C $T_{J(OFF)}$ Thermal shutdown temperature155 $^{\circ}$ C $T_{J(OFF-HYS)}$ Thermal shutdown hysteresis20 $^{\circ}$ CLOGIC LIVELS ON ISET2 V_{IL} Logic LOW input voltageSink $0.5 \ \mu$ A2.50.5V V_{IH} Logic HIGH input voltageSource $0.9 \ \mu$ A2.5 $^{\circ}$ C $^{\circ}$ C I_{IL} Sink current required for LO $V_{ISET2} = 0.5V$ 0.5 $^{\circ}$ C V_{FLT} ISET2 Float Voltage $V_{ISET2} = 2.5V$ 0.9 $^{\circ}$ C V_{FLT} ISET2 Float Voltage 1.11 1.5 1.9 V_{IA} V_{OL} Output LOW voltage $I_{SINK} = 5mA$ $^{\circ}$ O.4 0.4 V_{IA} V_{ILAKK} Leakage current into IC $V_{ICHG} = 5V, V_{IPG} = 5V$ $^{\circ}$ O 1 1	V 13-DIS_HYS-TUK	(10k NTC)	V15. 0. 120V / 0V,		12		v
TurnerThermal shutdown temperatureImage: Second sec	THERMAL REGULATION						
T_J(OFF-HYS) Thermal shutdown hysteresis Image: Constraint of the constraint of	$T_{J(REG)}$	Temperature regulation limit			135		°C
LOGIC LIVELS ON ISET2 V_{IL} Logic LOW input voltageSink 0.5 μ A0.5V V_{IH} Logic HIGH input voltageSource 0.9 μ A2.5V I_{IL} Sink current required for LO $V_{ISET2} = 0.5V$ 0.5 μ A I_{IH} Source current required for HI $V_{ISET2} = 2.5V$ 0.9 μ A V_{FLT} ISET2 Float Voltage1.11.51.9VLOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltage $I_{SINK} = 5mA$ 0.4V I_{LEAK} Leakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 11 μ A	$T_{J(OFF)}$	Thermal shutdown temperature			155		°C
V_{IL} Logic LOW input voltageSink $0.5 \ \mu$ A0.5V V_{IH} Logic HIGH input voltageSource $0.9 \ \mu$ A2.5V I_{IL} Sink current required for LO $V_{ISET2} = 0.5 V$ 0.5 μ A I_{IH} Source current required for HI $V_{ISET2} = 2.5 V$ 0.9 μ A V_{FLT} ISET2 Float Voltage1.11.51.9 V ALOGIC LEVELS ON /CHG AND /PG $V_{ISINK} = 5mA$ 0.4 $V_{IAIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
VIHLogic HIGH input voltageSource 0.9μ A2.5VILSink current required for LO $V_{ISET2} = 0.5 V$ 0.5 μ AIHSource current required for HI $V_{ISET2} = 2.5 V$ 0.9 μ AVFLTISET2 Float Voltage1.11.51.9 V ALOGIC LEVELS ON /CHG AND /PGVOLOutput LOW voltageIsINK = 5mA0.4 0.4 V AILEAKLeakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1.11.01 μ A	LOGIC LIVELS	ON ISET2		I			
IIILSink current required for LO $V_{ISET2} = 0.5V$ 0.5 μ AIIHSource current required for HI $V_{ISET2} = 2.5V$ 0.9 μ A V_{FLT} ISET2 Float Voltage1.11.51.9 V ALOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltageIsINK = 5mA0.40.4 V AILEAKLeakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1.11.01 μ A	VIL	Logic LOW input voltage	Sink 0.5 µA			0.5	V
IIHSource current required for HI $V_{ISET2} = 2.5V$ 0.9 μ A V_{FLT} ISET2 Float Voltage1.11.51.9VLOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltageISINK = 5mA0.4VILEAKLeakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1114	VIH	Logic HIGH input voltage	Source 0.9 µA	2.5			V
V_{FLT} ISET2 Float Voltage1.11.51.9VLOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltage $I_{SINK} = 5mA$ 0.40.4V I_{LEAK} Leakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 11 μA	I _{IL}	Sink current required for LO	V _{ISET2} = 0.5V		0.5		μA
V_{FLT} ISET2 Float Voltage1.11.51.9VLOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltage $I_{SINK} = 5mA$ 0.4V I_{LEAK} Leakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1 μA	I _{IH}	Source current required for HI	V _{ISET2} = 2.5V		0.9		μA
LOGIC LEVELS ON /CHG AND /PG V_{OL} Output LOW voltage I _{SINK} = 5mA 0.4 V ILEAK Leakage current into IC V/CHG = 5V, V/PG = 5V 1 μA		ISET2 Float Voltage		1.1	1.5	1.9	V
V_{OL} Output LOW voltageI_{SINK} = 5mA0.4VI_{LEAK}Leakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1 μA							
I_{LEAK} Leakage current into IC $V_{/CHG} = 5V, V_{/PG} = 5V$ 1 μ			I _{SINK} = 5mA			0.4	V
							μA
		u		1	<u> </u>	<u> </u>	
Time measured from			Time measured from				
$V_{IN}: 0V \rightarrow 5V 1\mu s$ rise-							
	$t_{\text{DGL}(\text{PG}_{\text{PWR}})}$	Deglitch time on exiting sleep.	-		0.5		ms
$V_{BAT} = 3.6V$							
		Input over-voltage blanking time			5		μs
	-DOL(OVF-GET)		- 114. • • • • • • • • • • • •		, j		P'0



t _{DGL(OVP-REC)}	Deglitch time exiting OVP	Time measured from $V_{IN}:~12V \rightarrow 5V~1\mu s~fall-$		100		μs
		time to /PG = LO				
TRICKLE CHAI	RGE – SET BY PRE-TERM PIN					
4	Deglitch time on Trickle current			70		
t _{DGL1(LOWV)}	to constant current transition			70		μs
	Deglitch time on constant					
t _{DGL2(LOWV)}	current to trickle current			32		ms
	transition					
	Deglitch time, termination					
t _{DGL(TERM)}	detected			30		ms
RECHARGE O	R REFRESH					
		$V_{IN} = 5V, V_{TS} = 0.5V,$				
	Deglitch time, recharge	V_{BAT} : 4.25V \rightarrow 3.5V in				
$t_{\text{DGL1}(\text{RCH})}$	threshold detected	1µs;t _{DGL(RCH)} is time to		29		ms
		ISET ramp				
		V _{IN} = 5V, V _{TS} = 0.5V,				
	Deglitch time, recharge	$V_{BAT} = 3.5V$ inserted;				
$t_{\text{DGL2}(\text{RCH})}$	threshold detected in BAT-	t _{DGL(RCH)} is time to ISET		150		us
	Detect Mode	ramp				
BATTERY CHA	ARGING TIMERS AND FAULT TIN				I	
		Restarts when entering				
	Trickle safety timer value	Trickle charge; Always	1700	1940		
T _{TRICKLE-CHG}		enabled when in			2250	S
		Trickle charge.				
		Clears fault or resets at				
	Charge safety timer value	UVLO, TS disable,	34000	38800	45000	
t _{MAXCH}		BAT Short, exiting				S
		LOWV and Refresh				
BATTERY-PAC	K NTC MONITOR; TS Terminal					
	Deglitch exit TTDM between					
	states			57		ms
$t_{DGL(TTDM)}$	Deglitch enter TTDM between					
	states			400		μs
		Normal to Cold				
tdgl(ts_10°C)		Operation;		50		ms
	Deglitch for TS thresholds: 10°C.	$V_{TS}: 0.6V \rightarrow 1V$				mo
		Cold to Normal				
		Operation;		20		ms
		V_{TS} : 1V \rightarrow 0.6V		20		110
	Deglitch for TS thresholds:	15.14 / 0.04				
$t_{\text{DGL}(\text{TS})}$	0/45°C.	Battery charging		30		ms
Specifications su	bject to change without notice.					



Detailed Description

Overview

The DIO5081 is a highly integrate single cell Li-Ion and Li-Pol charger. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: trickle-charge to recover a fully discharged battery, constant current charge to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the constant-charge current and Trickle-charge/Termination Current. This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard, Over-Voltage Protection, DPM-IN and Safety Timers. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and BAT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of Trickle current can be programmed using the PRE-TERM terminal which programs a percent of constant charge current (10 to 40%) as the Trickle current. This feature is useful when the system load is connected across the battery "stealing" the battery current. The trickle current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM terminal is a dual function terminal which sets the trickle current level and the termination threshold level. The termination "current threshold" is always half of the trickle programmed current level.

Once the battery voltage has charged to the V_{LOWV} threshold, constant current charge is applied. The constant current is programmed using the ISET terminal. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in constant charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The /CHG terminal is low (LED on) during the charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.



Feature Description

Power-Down or Under voltage Lockout (UVLO)

The DIO5081 is in power down mode if the IN terminal voltage is less than UVLO. The part is considered "dead" and all the terminals are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the BAT terminal (battery) voltage.

Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100mA, sets the input current limit threshold base on the ISET2 terminal, starts the safety timer and enables the /CHG terminal.

Sleep Mode

If the IN terminal voltage is between than $V_{BAT}+V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the /PG and /CHG terminals are high impedance. As the input voltage rises and the charger exits sleep mode, the /PG terminal goes low, the safety timer continues to count, charge is enabled and the /CHG terminal returns to its previous state.

New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS terminal), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the BAT voltage drop terminal goes below the V_{RCH} threshold. The /CHG terminal is active low only during the charge cycle, therefore exiting TTDM or a drop terminal goes below V_{RCH} will not turn on the /CHG terminal FET, if the /CHG terminal is already high impedance.

Overvoltage-Protection (OVP) – Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the /CHG and /PG terminal goes to a high impedance state. Once the overvoltage returns to a normal voltage, the /PG terminal goes low, timer continues, charge continues and the /CHG terminal goes low after a 25ms deglitch.

Power Good Indication (/PG)

PG PIN is an internal open drain FET output that becomes highly resistant when UVLO or OVP occurs in VIN and TS is disabled. The rest are low-resistivity output path to ground.

/CHG Terminal Indication

The charge terminal has an internal open drain FET which is on (pulls down to VSS) during the charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor. The charge terminal is high impedance in sleep mode.

Cycling input power, pulling the TS terminal low and releasing or entering trickle-charge mode causes the /CHG terminal to go reset (go low if power is good and a discharged battery is attached) and is considered the start of charge.



Device Functional Modes

/CHG and /PG LED Pull-up Source

For host monitoring, a pull-up resistor is used between the "STATUS" terminal and the VCC of the host and for a visual indication a resistor in series with an LED is connected between the "STATUS" terminal and a power source. The /CHG or /PG source is capable of exceeding 8V. If the source is the BAT terminal, note that as the battery changes voltage, and the brightness of the LEDs vary.

Charging State	/CHG FET/LED
Charge after VIN applied	ON
Refresh Charge	UN
OVP	
SLEEP	OFF

V _{IN} Power Good State	/PG FET/LED
UVLO	
SLEEP Mode	
OVP Mode	OFF
TS_disable	
Normal Input (V _{BAT} + V _{DT} < V _{IN} < V _{OUP})	ON

IN-DPM (VIN-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back, reaching its current limit due to excessive load. When the input voltage drops to the V_{IN-DPM} threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than V_{IN-DPM} to power the BAT terminal. This works well with current limited adaptors and USB ports as long as the nominal voltage is 4.4V. This is an added safety feature that helps protect the source from excessive loads.

BAT

The Charger's BAT terminal provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The BAT terminal is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

ISET

An external resistor is used to Program the Output Current (50 to 600mA) and can be used as a current monitor.

 $I_{BAT} = (1V / R_{ISET})^* 450$ (1)

Where:



- I_{BAT} is the desired constant charge current;






Figure 2. Operation Over TS Bias Voltage

PRE_TERM – Trickle-Charge and Termination Programmable Threshold

Pre-Term is used to program both the Trickle-charge current and the termination current threshold. The tricklecharge current level is a factor of two higher than the termination current level. The termination can be set between 5% and 50% of the programmed output current level set by ISET. If left floating the termination and trickle are set internally at 10/20% respectively. The trickle-charge-to-constant-charge, V_{LOWV} threshold is set to 2.5V.

 $I_{\text{Trickle}} = (100 \text{uA*R}_{\text{PRE}_{\text{TERM}}}/1)^* I_{\text{BAT}}$ (2)

$$I_{\text{TERM}} = (50 \text{uA*}R_{\text{PRE}_{\text{TERM}}}/1)*I_{\text{BAT}} + 10 \text{mA}$$
(3)

Where:

- ITERM is the termination current;
- ITrickle is the trickle current;
- RPRE_TERM is trickle & terminal resistor.

ISET2

Is a 3-state input and programs the Input Current Limit /Regulation Threshold. A low will program a regulated constant charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100mA Current limit and High will program a 500mA Current limit.

тs

The TS function is designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now three thresholds 45°C, 10°C, and 0°C.

Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is $0.2*I_{BAT}$ and if less than 0°C or more than 45°C, the charging is disable.

The TS feature is implemented using an internal 50µA current source to bias the thermistor (designed for use



with a 10k NTC(recommend CN0402R103B3435FB from Sensicom Electronics Technology CO.) connected from the TS terminal to VSS. If this feature is not needed, a fixed $10k\Omega$ can be placed between TS and VSS to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS terminal low to disable charge.

The TS terminal has two additional features, when the TS terminal is pulled low or floated/driven high. A low disables charge and a high puts the charger in TTDM.

Termination and Timer Disable Mode (TTDM) - TS Terminal High

The battery charger is in TTDM when the TS terminal goes high from removing the thermistor (removing battery pack/ floating the TS terminal) or by pulling the TS terminal up to the TTDM threshold. When entering TTDM, the 10 hours safety timer is held in reset and termination is disabled. The charging profile does not change (still has trickle-charger, constant current charge and constant voltage modes). This implies that the battery is still charged safely and the current is allowed to taper to zero.

Timers

The trickle-charge timer is set to 30 minutes. The trickle-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate.

The constant charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN- DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the /CHG terminal goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power or going into and out of TTDM.

Termination

Once the BAT terminal goes above V_{RCH} , (reaches voltage regulation) and the current tapers down to the termination threshold, the /CHG terminal goes high impedance. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS terminal is driven high and the charge enters TTDM.

Refresh Threshold

After termination, if the BAT terminal voltage drops to V_{RCH} (150mV below regulation) then a new charge is initiated, but the /CHG terminal remains at a high impedance (off).


Application Information

The DIO5081 devices are highly integrated Li-Ion and Li-Pol linear chargers devices targeted at space- limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters. These devices have a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hours safety timer.



Typical Applications

IBAT_CONSTANT_CHG = 500mA; IBAT_TRICKLE_CHG = 100mA; IBAT_TERM = 50mA



Design Requirements

• Supply voltage = 5V

• Constant charge current: I_{BAT} = 500mA; $I_{SET} \approx 910\Omega$

• Termination Current Threshold: I_{BAT} = 50mA; $I_{PRE-TERM}$ = 2K Ω

• Trickle-Charge Current by default is twice the termination Current or ~100mA

• TS – Battery Temperature Sense = 10k NTC (β =3435)

Detailed Design Procedures

Calculations

Program the Constant Charge Current, ISET :

R_{ISET} = [450*1V / I_{BAT}]

Program the Termination Current Threshold, ITERM :

 $R_{PRE_TERM} = (I_{Trickle} / I_{BAT}) * (1V/100uA)$ (5)

(4)

R_{PRE_TERM}= (I_{TERM}-10mA) / I_{BAT} *50uA (6)

TS Function

Use a 10k NTC thermistor in the battery pack.

To Disable the temp sense function, use a fixed 10k resistor between the TS (terminal 1) and Vss.

/CHG and /PG

LED Status: connect a 1.5k resistor in series with a LED between the BAT terminal and the /CHG terminal. Connect a 1.5k resistor in series with a LED between the BAT terminal and the /PG terminal.



Processor Monitoring: Connect a pull-up resistor between the processor's power rail and the /CHG terminal. Connect a pull-up resistor between the processor's power rail and the /PG terminal.

Selecting In and BAT Terminal Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power terminal, input and output terminals. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

Thermal Package

The DIO5081 is packaged in a thermally enhanced DQFN-10 package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS terminal. The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\Theta_{JA} = (T_J - T) / P \tag{7}$$

Where:

- T_J = chip junction temperature
- T = ambient temperature
- P = device power dissipation

Factors that can influence the measurement and calculation of θ_{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after constant charge begins the pack voltage increases to $\approx 3.4V$ within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The constant charge current will start to taper off if the part goes into thermal regulation.



Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5V and 32V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the DIO5081 IN and VSS terminals, a larger capacitor is recommended.

Layout

Layout Guidelines


To obtain optimal performance, the decoupling capacitor from IN to VSS (thermal pad) and the output filter capacitors from BAT to VSS (thermal pad) should be placed as close as possible to the DIO5081, with short trace runs to both IN, BAT and VSS (thermal pad).

All low-current VSS connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.

The high current charge paths into IN terminal and from the BAT terminal must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

The DIO5081 is packaged in a thermally enhanced DQFN-10 package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10mil vias in the power pad of the IC and close enough to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise.





600mA, Single-Input, Single Cell Li-Ion and Li-Pol Battery Charger With Auto Start



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <u>http://www.dioo.com</u> for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.