

DIO6833F High Efficiency, 2A, Two-Cell Boost Li-Ion Battery Charger Preliminary Specification

Features

- Low Profile QFN3x3 Package for Portable Applications
- Integrated Synchronous Boost with 18V Rating Low RDSON FETs for High Charge Efficiency
- Charge Voltage Accuracy: 8.4V±0.5%
- Trickle Current / Constant Current / Constant Voltage Charge Mode
- Adaptive Input Current Limit with selectable threshold
- Maximum 2A Constant Charge Current
- Charge Current Information Indication.
- Programmable Charge Termination Current
- Programmable Constant Charge Current
- Thermal Regulation Protection
- Input Voltage UVLO and OVP
- Over Temperature Protection
- Output Short Circuit Protection
- Charge Status Indication
- Normal Synchronous Boost Operation When Battery Removed

Descriptions

DIO6833F is a 4.375-5.5V, 2A two-cell synchronous boost Li-lon battery charger integrates 1MHz switching frequency and full protection functions. The charge current up to 2A can be programmed by using the external resistor for different portable applications and indicates the charger current information simultaneous. It has adaptive input current limit with selectable threshold for safety operation. DIO6833F battery charge can disconnect output when there is output short circuit or shutdown happens. It consists of 18V rating FETs with extremely low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

DIO6833F along with small QFN3x3 footprint provides small PCB area application.

Applications

- Cellular Telephones, PDA, MP3 Players, MP4 Players
- Digital Cameras
- Bluetooth Applications
- PSP Game Players, NDS Game Players
- Notebook

Ordering Information

Order Part Number	Top Marking		T _A	Package		
DIO6833FCL16	DIO3F	Green	-40 to 85°C	QFN3*3-16	Tape & Reel, 5000	



Pin Assignments



Figure 1 Pin Assignment (Top View)

Pin Definitions

Description			
Switch node pin. Connect to external inductor.			
Charge status indication pin. It is open drain output pin and pull high to VIN thru a LED to indicate the			
charge in process. When the charge is off done, LED is off.			
Analog power input pin. Connect a MLCC from this pin to ground to decouple high harmonic noise. This			
pin has OVP and UVLO function to make the charger operate within safe input voltage area.			
Input power good indication. Open drain output. Pull up to VIN thru a LED to indicate			
if input is OK. Pull low if the adapter or USB input is present.			
Input current limit setting Pin. Select the permitted minimum input voltage to trigger the input current			
limit function. Pull high for 4.5V, pull low for 4.375V, floating for 4.74V.			
Charge termination current program pin. ITERM=0.1*I _{CC} *(1+RICHG/RITERM)			
Charge current program pin, pull down to GND with a resistor RICHG. The mirror current about 1/10800			
of the blocking FET current will dump into the external resistor thru ICHG pin and compared to the			
internal reverence 1V.			
So ICC=1V/ (RICHG+RITERM)x10800, RICHG+RITERM≤42kΩ.			
Thermal protection pin. UTP threshold is typical 75%VSVIN and OTP threshold is typical 30% VSVIN.			
Pull up to SVIN can disable charge logic and make the IC operate as normal boost regulator. Pull			
down to ground can shut down the IC.			
Battery positive pin.			
Boost-Strap pin. Supply Rectified FET's gate driver. Decouple this pin to SW with 0.1µF ceramic cap.			
Connect to the Drain of internal Blocking FET. Bypass at least 4.7µF ceramic cap to GND.			
Enable control pin. High logic for enable off, and low logic for enable on.			
Battery inserted indication. Open drain output. Only can be pulled up to a lower than			
5.5V power rail. Pull low if the battery is removed.			
Signal ground pin.			
Power ground pin.			



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter		Rating	Unit
VIN, BAT, SW, NTC, STAT, BD, ENB, ICHG, A	COKB, ILIM	18	V
ITERM, BATIN		6	V
BS-SW Voltage		6	V
SW Pin current continuous		5	А
Junction Temperature Range		-40 to 125	°C
Lead Temperature		260	°C
Storage Temperature Range		-60 to 150	°C

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter	Rating	Unit
VIN	4.375 to 5.5	V
BAT, SW, NTC, STAT, BD, ENB, ICHG, ACOKB, ILIM	-0.3 to 16	V
ITERM, BATIN	-0.3 to 5.5	V
SW Pin current continuous	5	А
Junction Temperature Range	-40 to 125	°C
Ambient Temperature Range	-40 to 85	°C



Electrical Characteristics

 $V_{S}=5V, V_{CM}=V_{OUT}=2.5V, R_{L}=2k\Omega, C_{L}=100pF, T_{A}=25^{\circ}C, unless otherwise specified.$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Bias Supply	y (VIN)					
V _{IN}	Supply voltage		4.375		16	V
V _{UVLO}	V _{IN} under voltage lockout threshold	V _{IN} rising and measured from VIN to GND		2.8		V
ΔV_{UVLO}	V _{IN} under voltage lockout hysteresis	Measured from V _{IN} to GND		100		mV
V _{OVP}	Input overvoltage protection	V _{IN} rising and measured from V _{IN} to GND	6			V
ΔV_{OVP}	Input overvoltage protection hysteresis	Measured from V _{IN} to GND		0.5		V
Quiescent C	Current					
I _{BAT}	Battery discharge current	Shutdown IC		7		μA
I _{IN}	Input quiescent current	Disable Charge		0.2		mA
Oscillator a	nd PWM(TBD)			•	I	
f _{SW}	Switching frequency			1000		kHz
T _{MINOFF}	Main N-FET minimum off time	With 16V rating		100		ns
TMAXOFF	Main N-FET maximum off time	With 16V rating		30		μs
T _{MINON}	Main N-FET minimum on time	With 16V rating		100		ns
Power MOS	FET					
R_{NFET_M}	R _{DS(ON)} of Main N-FET			50		mΩ
R_{NFET_R}	R _{DS(ON)} of Rectified N-FET			35		mΩ
R_{NFET_B}	R _{DS(ON)} of Blocking N-FET			35		mΩ
Voltage Reg	gulation					
V _{CV}	2-Cell CV charge mode voltage	DIO6833F	8.358	8.40	8.442	V
ΔV_{RCH}	2-Cell Recharge Voltage			400		mV
V _{TRK}	2-cell TC charge mode battery voltage threshold	V_{BAT} rising edge threshold	5.4	5.6	5.8	V
Charge Cur	rent					
	Internal charge current accuracy for Constant Current Mode	I _{cc} =1080mA	-10%		10%	
I _{TERM}	Termination current	I _{cc} =1080mA		108		mA
Output Volt	age OVP					
• V _{OVP}	Output voltage OVP threshold		105%	110%	115%	Vcv
Input Curre		<u> </u>	1	<u>I</u>	<u> </u>	
		Float ILIM		4.74		
V _{min}	V _{IN} limit voltage	Pull low ILIM		4.375		V
		Pull high ILIM		4.5		



Timer								
T _{MC}	Charge mode change delay time			30		ms		
T _{TERM}	Termination delay time			30		ms		
T _{RCHG}	Recharge time delay			30		ms		
Linear char	Linear charger Mode							
L aug	Battery Charger current when the	V _{BAT} <v<sub>TRK</v<sub>		25%				
I _{LCHG}	blocking FET is in linear mode	V BAT V TRK		2070		I _{cc}		
I _{LPEAK}	Peak linear current when Battery is			1	['	А		
	absent			<u> </u>	<u> </u>			
V _{BD}	Bus voltage regulation		5.8	6	6.2	V		
Enable ON/	OFF Control							
V _{ENH}	High level logic for enable control		1.5			V		
V _{ENL}	Low level logic for enable control		T		0.4	V		
Battery The	ermal Protection NTC		<u> </u>					
	Over temperature detection	Battery temperature rise	28%	30%	32%			
OTP	voltage threshold	Ballery lemperature noe		3070	32 /0			
	Over temperature detection	Battery temperature drop		2%	['			
	voltage hysteresis	Dattery temperature grop		270	<u> </u>	- V _{VIN}		
1	Under temperature detection	Battery temperature drop	71%	75%	79%	VIN		
UTP	voltage threshold			10,0				
	Under temperature detection	Battery temperature rise		5%				
I	voltage hysteresis	Dattory temporatary nee		0,0	<u> </u>			
Thermal Re	Thermal Regulation And Thermal shutdown							
T _{REG}	Thermal regulation threshold			120	!	°C		
T _{SD}	Thermal shutdown temperature	Rising Threshold]	160	['	°C		
T _{SDHYS}	Thermal shutdown temperature			30	<u> </u>	°C		
I SDHYS	hysteresis			30		C		
Specifications	subject to change without notice.							

Specifications subject to change without notice.



Typical Applications



General Function Description Operation

DIO6833F is a 4.375-5.5V, 2A two-cell synchronous boost Li-Ion battery charger integrates 1MHz switching frequency and full protection functions. The charge current up to 2A can be programmed by using the external resistor for different portable applications and indicates the charger current information simultaneous. It has adaptive input current limit for safety battery charge operation. DIO6833F can disconnect output when there is output short circuit or shutdown happens. It consists of 18V rating FETs with extremely low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

Charging Status Indication Description

- 1. Charge-In-Process Pull and keep STAT pin to Low;
- 2. Charge Done-Pull and keep STAT pin to High;
- Fault Mode (UVLO, TSD, NTC error, timeout, BAT OVP)-Output high and low voltage alternatively with 1.3Hz frequency. Connect a LED from VIN to STAT pin, LED ON means Charge-in-Process, LED OFF means Charge Done, LED Flashing with 1.3Hz means Fault Mode.

Input and Battery Indication Description

DIO6833F has input and battery detecting functions. If the input is present, the ACOKB will be pulled down. And the device can detect whether the battery pack is inserted or not based on the NTC pin voltage. If the battery is present, BATIN can be pulled high thru the pull-up resister. ACOKB and BATIN detection always work if the adapter is present, regardless of the ENB level. ACOKB and BATIN pins will be open internally if the adapter is absent.



Switching Mode Boost Charger Basic Operation Description

Switching Mode Control Strategy

DIO6833F is a switching mode Boost charger for the applications with USB power input. DIO6833F utilizes quasifixed frequency constant OFF time control to simplify the internal close-loop compensation design. Slope compensation is not necessary for the stable operation. The quasi-fixed frequency settled at 1MHz is easy for the size minimization of peripheral circuit design. During the light load operation, when the output voltage of the internal error amplifier VC is lower than the minimum threshold 0.3V, the OFF time is going to be stretched to achieve frequency fold back.

Operation Principle

DIO6833F can normally work with or without Li-Ion battery both.

Battery Present

Before DIO6833F start-up, C_{BD} is charged by the battery thru the body diode of blocking FET, and V_{BD} equals to V_{BAT} .

If the plug in input voltage V_{IN} is higher than $V_{BD}=V_{BAT}$, C_{BD} is charged by V_{IN} further thru the body diode of sync-FET. Under this condition, the Boost charger operates in light load mode and regulates the V_{BD} at 6V and the blocking FET works in linear charge mode. Note that, charging current would not be increased to I_{CC} when the block FET operates in linear mode. With the increasing of VBAT, when VBAT is higher than both V_{IN} and V_{TRK} the blocking FET is fully turned on and the switching mode boost charger takes over the battery charging. The current in the blocking FET is mirrored to be as the charging current I_{CHG} . If V_{IN} is lower than $V_{BD}=V_{BAT}$ at the plug in time, the switching mode boost charger starts work directly.

During the charging mode, constant (trickle) charging current loop is active first. When V_{BAT} equals to constant voltage threshold Vcv, constant voltage loop takes over and pull down the charging current. When I_{CHG} is lower than the termination current threshold ITERM, the main FET of boost charger is turned off firstly. Sync-FET and blocking FETs are turned off together when the current is down to zero. Then, DIO6833F is waiting for recharge mode.

NTC Resistor

DIO6833F monitors battery temperature by measuring the input voltage and NTC voltage. The controller triggers the UTP or OTP when the rate K (K= V_{NTC}/V_{VIN}) reaches the threshold of UTP (K_{UT}) or OTP (K_{OT}). The temperature sensing network is showed as below.

Choose R_1 and R_2 to program the proper UTP and OTP points.





The calculation steps are:

- 1. Define Kut, Kut=70~80%
- 2. Define Kot, Kot=28~32%
- 3. Assume the resistance of the battery NTC thermistor is R_{UT} at U_{TP} threshold and R_{OT} at OTP threshold.
- 4. Calculate R₂

$$R_2 = \frac{K_{\text{OT}}(1 - K_{\text{UT}})R_{\text{UT}} - K_{\text{UT}}(1 - K_{\text{OT}})R_{\text{OT}}}{K_{\text{UT}} - K_{\text{OT}}}$$

5. Calculate R1

 $R_1 = (1 / K_{\text{OT}} - 1)(R_2 + R_{OT})$

If choose the typical values K_{UT} =75% and K_{OT} =30%, then

$$R_2 = 0.17 R_{UT} - 1.17 R_{OT}$$
$$R_1 = 2.3(R_2 + R_{OT})$$

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{REG} (about 120°C), the charger reduces its output current to prevent overheating. If the temperature increases beyond T_{SD}; charging is suspended, and STAT is pulsed. Charging resumes after the die cools to about 120°C.

Battery Absent

If there's no battery connection detected thru NTC pin, DIO6833F operates as a normal switching mode boost converter. When V_{IN} is higher than UVLO threshold, the blocking FET is softly turned on. After the blocking FET fully turn-on, switching mode boost converter starts work. The internal current loop and voltage loop are active both.

Basic Protection Principle

DIO6833F has fully battery charging protection. When the input over voltage protection, the output over voltage protection, the thermal protection happens, the main FET of the boost charger is turned off immediately. The sync-FET and the blocking FET are turned off later when the current is down to zero. When the V_{BAT} is lower than V_{TRK}.

Adaptive Input Current Limit Principle

DIO6833F has adaptive input current limit function. When the input voltage drops to V_{INmin}, input current and I_{CHGREF} will be reduced until input voltage recovers back. V_{INmin} is set by ILIM pin. Pull high for 4.5V, pull low for 4.375V, floating for 4.74V.



Applications Information

Because of the high integration of DIO6833F, the application circuit based on this regulator IC is rather simple. Only input capacitor CIN, output capacitor COUT, inductor L, NTC resistors R1, and R2 need to be selected for the targeted applications specifications.

Input capacitor CIN

The ripple current through input capacitor is greater than

$$I_{CIN_RMS} = \frac{V_{IN} * (V_{OUT} - V_{IN})}{2\sqrt{3} * L * F_{SW} * V_{OUT}}$$

X5R or X7R ceramic capacitors with greater than 4.7µF capacitance are recommended to handle this ripple current.

Output capacitor COUT

The output capacitor is selected to handle the output ripple noise requirements. This ripple voltage is related to the capacitance and its equivalent series resistance (ESR). For the best performance, it is recommended to use X5R or better grade low ESR ceramic capacitor. The voltage rating of the output capacitor should be higher than the maximum output voltage. The minimum required capacitance can be calculated as:

$$C_{OUT} = \frac{I_{CC} * (V_{OUT} - V_{IN})}{F_{SW} \times V_{OUT} \times V_{RIPPLE}}$$

V_{RIPPLE} is the peak to peak output ripple; I_{CC} is the setting charge current.

For DIO6833F, output capacitor is paralleled by C_{BD} and C_{BAT}, for smaller output ripple noise, each capacitor with greater than 10µF capacitance is recommended.

Inductor L

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the average input current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{I_{CC} \times F_{SW} \times 40\%}$$

Where FSW is the switching frequency and ICC is the setting charge current.

The DIO6833F is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, MIN} > \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{CC} + \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{\left(V_{OUT} - V_{IN}\right)}{2 \times F_{SW} \times L}$$

www.dioo.com



3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10mohm to achieve a good overall efficiency.

Layout Design

The layout design of DIO6833F regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: CVIN, L, and CBD.

- 1) The loop of main MOSFET, rectifier diode, and CBD must be as short as possible.
- 2) It is desirable to maximize the PCB copper area connecting GND pin to achieve the best thermal and noise performance.
- 3) C_{VIN} must be close to pin VIN and GND.
- 4) The PCB copper area associated with SW pin must be minimized to avoid the potential noise problem.
- 5) The small signal component R_{ICHG} must be placed close to IC and must not be adjacent to the SW net on the PCB layout to avoid the noise problem.



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.